


Block diagram MBX




 MBX		Drawn by: <u>Sao L I</u>	
Document Number: <u>S905D_MBX_REF_P231</u>		Drawn Date: <u>2016-6-13</u>	
Title: <u>Block Diagram</u>		Checked by: <u></u>	
Date: <u></u>		Checked date: <u></u>	
Size: <u>A</u>		Sheet: <u>00</u> of <u>13</u>	


Page index

00	Block diagram of MBX
01	Power Block Diagram
P01	POWER
P02	CPU
P03	DDR3
P04	FLASH
P05	Ethernet
P06	USB&CARD&KEY
P07	WIFI&BT
P08	HDMI&CVBS
P09	Audio












Power On Sequence :




Power Tree








 MBX		Drawn by: 	
Document Number: S905D_MBX_REF_P231		Drawn Date: 2018-6-13	
Title: Power Block Diagram		Checked by: 	
Rev: M02		Checked Date: 	
Date: 		Sheet: 01 of 13	







适合4PCS DDR3 放在正反面的4层板PCB Layout
若需要其他类型PCB Layout, 原理图需要更改
请向Amlogic咨询





CPU U1C



存儲器件类型	VDDIO_B00T
NAND	VDDIO_B00T=3.3V
eMMC	VDDIO_B00T=1.8V


iNAND


PCB Decal:169pin balls Type(BGA)



Power ON Config

```
NAND_CLE
1    boot from NAND/eMMC
0    boot from SPI
```






		MBX		Drawn by: So Li	
Document Number: S905D_MBX_REF_P231		Size: A		Drawn Date: 2016-6-13	
Title: Ethernet		Rev: V02		Checked by: [Signature]	
Date: [Blank]		Sheet: 06 of 13		Checked date: [Blank]	

LIB VER: 2016-05-25	
	AVDD33_USB_C AVDD33_USB
	AVDD18_USB_C AVDD18_USB
	USBOTG_B_VBUS
	USBOTG_B_DM USBOTG_B_DP
	USBOTG_B_ID
	USBB_TXRTUNE
	USBA_VBUS
	USBHOST_A_DM USBHOST_A_DP
	USBA_TXRTUNE
USB_C is only available in S912 Not available in S9050	USBHOST_C_DM USBHOST_C_DP
	USBC_TXRTUNE
	DVSSI15 DVSSI16 DVSSI58 DVSSI59
	VDDIO_CARD
	CARD_1 (SDCARD_D0 // JTAG_TDO) CARD_0 (SDCARD_D1 // JTAG_TDI) CARD_5 (SDCARD_D2 // UART_RX_AO_A) CARD_4 (SDCARD_D3 // UART_TX_AO_A)
	CARD_2 (SDCARD_CLK // JTAG_CLK) CARD_3 (SDCARD_CMD // JTAG_TMS)
	CARD_6


[illegible]

The schematic diagram illustrates the SD card interface. On the left, the SD card pins are labeled: SD_D0_B, SD_D1_B, SD_D2_B, SD_D3_B, SD_CMD_B, SD_CLK_B, and GND. On the right, the corresponding host pins are labeled: SD_D0, SD_D1, SD_D2, SD_D3, SD_CMD, SD_CLK, and SD_CD. The SD_D0-D3 and SD_CMD lines are connected to the host pins. The SD_CLK line is connected to the host pin and also to a capacitor C02 (10pF) connected to GND. The SD_CD line is connected to the host pin and also to a pull-up resistor R04 (10K) connected to VCC10K. The CARD_EN_DET line is connected to the host pin and also to a pull-up resistor R03 (22K) connected to VCC. A note "Close to CPU" is placed near the SD_CLK line, and another note "Close to SD" is placed near the SD_CD line.


Pinout diagram of the AU1268-JES chip. The chip is a yellow rectangle with pins numbered 1 to 14 on the left and 15 to 28 on the right. Pin 1 is AVDD1, Pin 2 is AVDD, Pin 3 is U_P_RREF, Pin 4 is P_VDD, Pin 5 is XSC0, Pin 6 is XSC1, Pin 7 is DP2_DM, Pin 8 is DP2_DP, Pin 9 is AVDD2, Pin 10 is DP3_DM, Pin 11 is DP4_DM, Pin 12 is DP4_DP, Pin 13 is AVDD3, Pin 14 is V18. Pin 15 is AVDD, Pin 16 is DP1_DP, Pin 17 is DP1_DM, Pin 18 is AVDD, Pin 19 is U_P_DP, Pin 20 is XSC1, Pin 21 is U_P_DM, Pin 22 is VSSH, Pin 23 is VDDH, Pin 24 is ChipResetN, Pin 25 is VDD, Pin 26 is SUSPEND, Pin 27 is VDD, Pin 28 is BUS_PWDREN, Pin 29 is AVDD, Pin 30 is V33, Pin 31 is AVDDSV. The diagram also shows connections to GND, V18, and various capacitors (C9, C10, C11).

[illegible]

NOTE:
AP6335/6255 OSC use 37.4MHZ
Others AMPAK OSC use 26MH
RTL WIFI/QCA9377 OSC NC




CPU U1G




CVBS1.8V滤波电容9C1、Rset 9R5、Vref 9C2、75R 9R19 要单点接地，相互连线尽量短并要直连，GND不能形成单点接地或直连的放到顶层，不放Bottom层，缩短连接到L2 GND的平面路径；
 同CPU CVBS AVSS PIN尽可能做到单点连接，连接最短，VDD_EE电源平面须避开CVBS模块区域

HDMI output


Layout 重叠




Type A




9Q2防倒灌电路、9R2/9R1分压电路不可删除








HDMI(power)Spec.
+4.8V < PVDD5 < +5.3V








HPD Spec.
+2.4V < HPD < +5.3V





		Drawn By: _____	
Document Number S9060_MBX_REF_P231		Size A4	Drawn Date: 2018-6-13
title Audio	Rev V02	Checked by: _____	Checked date: _____
Date: _____	Sheet 10	of 13	



LNB1 Power and DisEqC

